VERILOG_SOURCES += ../common/timescaleit.v $(WORKSHOPROOT)/rtl/FunctionUnit.v
TOPLEVEL=FunctionUnit
MODULE=FunctionUnitTester

include ../common/Makefile.sim